PracBeeLogin

Mht Cet

Semiconductor Devices And Logic Gates

MHT CET 2026 15th April Evening Shift

MCQ+1 / -02026
In the diagram shown, the resistance between points A and B is '$R_1$' when an ideal diode D is forward biased and is '$R_2$' when ideal diode D is reverse biased. The ratio $R_1 / R_2$ is
MHT CET 2026 15th April Evening Shift Physics - Semiconductor Devices and Logic Gates Question 16 English

Continue this paper

Previous questionSemiconductor Devices And Logic Gates2026MCQNext questionSemiconductor Devices And Logic Gates2026MCQ

Similar Semiconductor Devices And Logic Gates PYQs

Mht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQ

More practice from this question

All Semiconductor Devices And Logic Gates PYQsPhysicsMHT CET 2026 15th April Evening Shift2026Browse Mht Cet chapters