PracBeeLogin

Mht Cet

Semiconductor Devices And Logic Gates

MHT CET 2023 10th May Evening Shift

MCQ+1 / -02023

For the diagram shown, the resistances between points A and B when ideal diode D is forward biased is '\(R_1\)' and that when reverse biased is '\(R_2\)'. The ratio \(R_1: R_2\) is


MHT CET 2023 10th May Evening Shift Physics - Semiconductor Devices and Logic Gates Question 192 English

Continue this paper

Previous questionSemiconductor Devices And Logic Gates2023MCQNext questionSimple Harmonic Motion2023MCQ

Similar Semiconductor Devices And Logic Gates PYQs

Mht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQ

More practice from this question

All Semiconductor Devices And Logic Gates PYQsPhysicsMHT CET 2023 10th May Evening Shift2023Browse Mht Cet chapters