PracBeeLogin

Mht Cet

Semiconductor Devices And Logic Gates

MHT CET 2025 25th April Evening Shift

MCQ+1 / -02025

One of the following values of inputs $\mathrm{A}, \mathrm{B}$ and C respectively gives output $(\mathrm{Y})$ of the following combination of logic gates as ' 1 ' is

MHT CET 2025 25th April Evening Shift Physics - Semiconductor Devices and Logic Gates Question 53 English

Continue this paper

Previous questionSemiconductor Devices And Logic Gates2025MCQNext questionSimple Harmonic Motion2025MCQ

Similar Semiconductor Devices And Logic Gates PYQs

Mht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQMht Cet questionSemiconductor Devices And Logic Gates2026MCQ

More practice from this question

All Semiconductor Devices And Logic Gates PYQsPhysicsMHT CET 2025 25th April Evening Shift2025Browse Mht Cet chapters